Abstract-Low-latency Network-on-Chip (NoC) applications have tight constraints on the clock budget to perform communication among nodes. This is a critical aspect in NoC-based designs where the number of clock cycles spent for communication depends mainly on the topology and on the routing algorithm. This work deals with logarithmic diameter topologies, that were proposed for computer networks, and shows that an optimal shortest-path routing algorithm can be efficiently implemented on this kind of topologies by means of a very simple circuit. The proposed circuit is then exploited to reduce the area and the power consumption of a recently proposed NoC-based design. Experimental results show that the proposed circuit allows for a reduction of about 14% and 10% for area and power consumption respectively, with respect to a shortest-path routingtable-based design.
I. INTRODUCTION
Network-on-Chip (NoC) is a design paradigm that has been proposed mainly to improve the flexibility and the scalability of on-chip interconnection systems [1] - [4] . Several directions have been investigated in the last years to improve the NoC efficiency and reliability and to reduce NoC complexity and power consumption (e.g. [5] - [7] ), including wireless NoCs [8] based on the Ultra-Wide-Band technology [9] . These figures depend not only on application characteristics but also on design parameters including NoC topology, Routing Algorithm (RA) and scheduling policy [10] - [12] . As highlighted in many works, 2D mesh and 2D mesh-like topologies are well suited for tile-based ASIC implementation (e.g. [13] , [14] ). However, recent works pointed out from different perspectives that several cases of practical interest have tight throughput and latency constraints. Significant examples are i) applicationspecific NoCs [15] , where the NoC used to interconnect different IPs is tailored around the application, and ii) intra-IP NoCs [16] , where very low complexity NoC structures are employed to interconnect processing elements inside an IP. Minimizing the number of clock cycles spent to send a message from the source node to the destination node is a fundamental aspect. Thus, the maximum distance between two nodes, i.e. the diameter of the topology, plays a significant role in reducing the delivery time. Indeed, not only efficient RAs but also logarithmic diameter topologies, such as deBruijn [17] and Kautz [18] ones, have attracted the attention of some researchers [19] - [24] . Moreover, in [25] an optimum VLSI layout for de-Bruijn graphs is proposed to make VLSI implementation feasible. Furthermore, de-Bruijn and Kautz topologies have several interesting properties including selfrouting [26] . This property has been exploited in [27] to derive a shortest-path RA to connect any pair of nodes. To the best of our knowledge, the implementation of this RA has not been addressed yet in the open literature. Besides, in order to achieve scalable and reliable interconnection networks, distributed routing must be employed. A flexible solution to support most RAs and topologies relies on routingtables. Unfortunately, this approach does not scale in terms of latency and area. To overcome this limitation Logic-BasedDistributed-Routing (LBDR) [28] and its improved versions [14] , [29] were proposed for mesh-derived topologies 1 .
Inspired by the LBDR approach, this work shows that the shortest-path RA described in [27] can be implemented in a distributed fashion leading to lower complexity than the routing-table-based approach. The proposed solution is exploited to reduce the complexity of the intra-IP-NoC-based architecture proposed in [31] . It is worth pointing out, for the sake of clarity, that the RA proposed in [27] is optimal and that this work is focused on the efficient hardware implementation of the shortest-path RA.
The rest of the paper is organized as follows. Section II presents logarithmic topologies and summarizes the main characteristics that can be exploited in NoC design. In Section III the optimal shortest-path RA presented in [27] is revised and in Section IV a simple circuit to implement it is proposed. The proposed circuit is exploited in Section V to reduce the complexity of the intra-IP-NoC based architecture proposed in [31] . Finally, in Section VI conclusions are drawn.
II. LOGARITHMIC DIAMETER TOPOLOGIES
De-Bruijn and Kautz topologies are obtained by building directed graphs according to the following definitions. 
There is an arc from node v to node w if w i = v i−1 for 1 ≤ i ≤ q − 1, that is w is obtained by left-shifting v and by placing in the rightmost position a symbol from A. As a consequence, each node is connected to l nodes. Thus, the graph is regular with degree D = l and the number of nodes is P = l q ( Fig. 1 (a) ). Unfortunately, de-Bruijn graphs have self-loops (one node connected to itself). Self loops can be avoided using Kautz graphs. A Kautz graph is made of nodes labeled with Kautz sequences and there is an arc from node v to node w if
. In other words there is an arc from node v to node w if w is obtained by left-shifting v and by placing in the rightmost position a symbol from A, subject to the constraint that the result is a Kautz sequence. As a consequence, each node is connected to l − 1 nodes so the graph is regular with degree D = l − 1 and the number of nodes is P = l · (l − 1) q−1 ( Fig. 1 (b) ). Thus, in general, de-Bruijn and Kautz graphs for given P and D not always exist. To overcome this limitation generalized de-Bruijn and generalized Kautz graph have been proposed [32] - [34] . Fig. 1 (c) ).
Definition 3. A generalized de-Bruijn graph has an arc from node v to node w if (1) holds true:
w = (D · v + r) mod P (1) with 0 ≤ v ≤ P − 1 and 0 ≤ r ≤ D − 1 (
Definition 4. A generalized Kautz graph has an arc from node v to node w if (2) holds true:
Unfortunately, both generalized de-Bruijn and generalized Kautz graphs have self loops. However, as shown in [26] the number of self loops s in generalized de-Bruijn and generalized Kautz graphs are D ≤ s ≤ 2·D−2 and 0 ≤ s ≤ D respectively. Besides, in generalized Kautz graphs s = 0 is achieved when
that is D + 1 is a divider of P [26] . Moreover, as detailed in [33] , [34] , generalized de-Bruijn and generalized Kautz graphs have logarithmic diameter. In particular, the diameter of generalized de-Bruijn and generalized Kautz graphs are log D (P ) and log z ← 0 3: else 4: z ← 1
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end if 24: end while 25: end if one is the lower bound for directed Moore graphs [35] and x is the minimum integer not smaller than x. As a consequence, generalized Kautz graphs not only have less self-loops than generalized de-Bruijn ones but they are optimal from the diameter size point of view. According to [26] the number of self-loops in generalized Kautz topologies is s = b · D/b , where b = gcd(P, D + 1) and x is the maximum integer not larger than x.
III. OPTIMAL SHORTEST PATH ROUTING FOR
GENERALIZED KAUTZ TOPOLOGIES In [26] , the authors proved that generalized de-Bruijn and generalized Kautz graphs have self-routing property and that there exist a path of length m = log D (P ) that connects any pair of nodes. This result has been extended in [27] where the self-routing property is exploited to derive a shortest path RA to connect any pair of nodes. For each pair of nodes the RA computes a tag t that is used to build the shortest path. The tag is then converted into an array of D-ary elements and the number of elements in the array (z ≤ m) is the length of the path. Algorithm 1 shows the steps to compute t, where v and w are the source and the destination node respectively. Once the tag has been computed it is used to derive the routing path as follows:
where n = 1, . . . , z and y z = v and y 0 = w. 
IV. DIGITAL CIRCUIT FOR DISTRIBUTED OPTIMAL SHORTEST PATH ROUTING
As it can be inferred from the description in Section III, the shortest path from node v to node w can be computed resorting to the recurrence in (5) . Since the recurrence order is one, there is no need to keep trace of the previous steps. In other words, when a packet comes to node y n , only w and y n are required to compute y n−1 . As a consequence, Algorithm 1 can be reused simply replacing v with y n and the for loop at line 14 in Algorithm 1 reduces to the computation of t z−1 . Moreover, (5) can be rewritten as
where χ n = [D ·(P − 1 − y n )] mod P is only a function of y n and so it can be precalculated and stored into each node. On the other hand, the term t n−1 depends on w and y n (Algorithm 1) so it can be implemented with some constants and few logic as shown in Fig. 2 and detailed in the following paragraphs. The proposed circuit to implement the shortest path routing is made of two parts: the first one computes g, the second one represents g as D-ary array, whose elements are g n , and implements (6) . The first part of the circuit is obtained observing that the while loop at line 6 in Algorithm 1 is devoted to find both z, i.e. the length of the shortest path from node v to node w, and g, required to compute the tag t. However, since z ≤ m = log D (P ) the search of z can be performed in parallel. Indeed, the proposed circuit computes m candidates for g, where the i-th candidate (g (i) ), according to lines 8 and 10 of Algorithm 1, is
Then, each candidate is compared to a threshold (D i ) and a priority encoder selects g = g (z) = min i {g (i) < D i }. As it can be observed, (7) can be rewritten as g (i) = (w+k i ) mod P where
In both cases k i depends only on v so it can be precalculated and stored in each node. The mod P operation is implemented by a subtracter and a multiplexer by checking the sign of w + k i − P : if the sign is (6), namely it is added with χ n and the mod P operation is implemented by a subtracter and a multiplexer by checking the sign of (χ n + t n−1 ) − P : if the sign is positive then y n−1 = (χ n + t n−1 ) − P , otherwise y n−1 = χ n + t n−1 .
As it can be inferred from Algorithm 1 and Fig. 2 , significant complexity reduction can be achieved if both D and P are powers of two. Indeed, all modulo P operations and the generation of D-ary elements are implemented with no hardware cost exploiting binary representation. On the other hand, being both D and P powers of two (4) cannot be satisfied and so some self-loops have to be tolerated. As an example in Fig. 3 the architecture of the RA for D = 4 and P = 64 is shown, where modulo P operations are obtained by letting the data wrap (when an overflow occurs) and both comparators and priority encoder are implemented with few logic gates.
V. CASE OF STUDY: INTRA-IP NOC FOR A TURBO/LDPC DECODER ARCHITECTURE
As summarized in the introduction, application specific and intra-IP NoCs [15] , [16] have tight throughput and latency constraints with low complexity requirements. Thus, logarithmic diameter topologies and shortest-path RA are ideal candidates 
Fig . 3 . Architecture of the RA in Algorithm 1 when D = 4 and P = 64
for such applications. Significant examples are in the field of multimedia signal processing [36] , telecommunications [10] and channel code decoding, such as turbo codes [37] , LowDensity-Parity-Check (LDPC) codes [19] or both [31] . It is worth noting that application specific and intra-IP NoCs also have particular traffic patterns and packet structures. Tailoring the NoC topology around the specific characteristics of the traffic patterns is a viable solution to both reduce the NoC complexity and increase the NoC throughput. As an example, irregular NoCs have been successfully used for video processing applications [38] , [39] . On the contrary, in turbo and LDPC code decoders the traffic is almost uniform both in time and space [40] . Thus, regular topologies able to minimize the maximum distance between two nodes (as logarithmic diameter topologies) are a natural choice. Moreover, in turbo and LDPC code decoders the traffic is deterministic as it is imposed by the interleaver and parity check matrix respectively. As a consequence, all the routing and scheduling information can be precomputed by the means of a simulator, e.g. [41] , and so the sequence of commands for each routing element can be precalculated as well and stored in memories. However, this approach requires a large amount of memory becoming almost impractical in some real cases [42] . Thus, routing and scheduling information have to be computed on-the-fly with limited complexity and delay. For this class of applications a low complexity circuit for shortest-path routing, as the one presented in Section IV, is a scalable alternative to routingtables. Also the structure of the packet is usually simple and tailored around the application. As an example in [31] packets are made of a header, containing the destination node, and a payload containing one datum the memory location where the datum will be stored at destination node. Thus, the packet is moved in the network as a whole without resorting to flits. The node architecture in these applications is made of a Processing Element (PE), devoted to computation, and a Routing Element (RE) to send and receive data. The RE relies on a simple structure made of a (D + 1) × (D + 1) crossbar, D + 1 input FIFOs and output registers, a RA and a scheduler (see Fig. 4 ). As discussed in [41] RAs coupled with Round-Robin (RR) and Longest-QueueFirst (LQF) scheduling policies are the most suited solutions for channel code decoding applications. Let us take the intra-IP NoC-based multi-mode turbo/LDPC decoder architecture presented in [31] as a case of study. This architecture relies on a D = 3, P = 22 nodes generalized Kautz topology where the shortest-path RA is distributed and performed via routing tables. In the following, the architecture presented in [31] is extended to the case D = 4, P = 32 and it will be referred to as Routing- Table- based NoC (RT-NoC) architecture. The RTNoC architecture is then modified replacing the routing tables with the circuit-based RA described in Section IV. This new architecture will be referred to as RA-NoC. Both architectures have been described in VHDL and implemented on a CMOS 90 nm standard cell technology for a 200 MHz target clock frequency [43] . As an example the post place and route layout of the proposed intra-IP RA-NoC for D = 4, P = 32 is shown in Fig. 5 . Stemming from the design in [31] , the FIFOs in each node have been conservatively sized to eight locations to prevent deadlock.
Post place and route area and switching-activity-based power consumption are summarized for both architectures in Table I . As it can be observed the proposed RA-NoC features an area and a power consumption reduction of about 14% and 10% with respect to the RT-NoC.
Finally, in Fig. 6 the area of one routing-table-based RE is compared with the area of one circuit-based RE as a function of P in the same test conditions employed for the full decoders. As it can be observed, as long as P increases the advantage of the circuit-based RE becomes larger, e.g. when P = 64 the area reduction is about 20% with respect to one table-based RE.
VI. CONCLUSION
In this work a circuit to implement the optimal shortestpath RA proposed in [27] for generalized Kautz topologies is presented. The proposed circuit features lower complexity and power consumption than routing-table-based shortest-path RAs. Experimental results on the NoC-based design proposed in [31] show that the complexity of the NoC is reduced by about 14% and the power consumption by about 10%.
